Basic Communication Processes

Citations to U.S. patents by U.S. patents granted in 2023

Other WIPO fields: [ Computer technology  |  Digital communication  |  Electrical machinery, apparatus, energy  |  Measurement  |  Audio-visual technology  |  Medical technology  |  Optics  |  Transport  |  Semiconductors  |  Telecommunications  |  Other special machines  |  Pharmaceuticals  |  Organic fine chemistry  |  Mechanical elements  |  Chemical engineering  |  Engines, pumps, turbines  |  Civil engineering  |  Control  |  Basic materials chemistry  |  Handling  |  Furniture, games  |  Machine tools  |  Biotechnology  |  Other consumer goods  |  Macromolecular chemistry, polymers  |  IT methods for management  |  Textile and paper machines  |  Basic communication processes  |  Surface technology, coating  |  Materials, metallurgy  |  Environmental technology  |  Thermal processes and apparatus  |  Analysis of biological materials  |  Food chemistry  |  Micro-structural and nano-technology ]

  1. (1) 15 6043675    Logic circuit utilizing capacitive coupling, an AD converter and a DA converter
  Inventors:  Yoshihiro Miyamoto

  2. (1) 9 10895850    Mixed-domain circuit with differential domain-converters
  Inventors:  Ahmed Elkholy

  *3. 6 5666080    Computational circuit
  Inventors:  Guoliang Shou; Sunao Takatori; Makoto Yamamoto

  *3. 6 6166583    Semiconductor device, and operating device, signal converter, and signal processing system using the semiconductor device
  Inventors:  Tetsunobu Kochi; Mamoru Miyawaki

  5. (5) 5 10944404    Low power ferroelectric based majority logic gate adder
  Inventors:  Sasikanth Manipatruni; Yuan-Sheng Fang; Robert Menezes; Rajeev Kumar Dokania; Gaurav Thareja; Ramamoorthy Ramesh; Amrita Mathuriya

  5. (5) 5 5978827    Arithmetic processing
  Inventors:  Takeshi Ichikawa

  5. (7) 5 5926057    Semiconductor device, circuit having the device, and correlation calculation apparatus, signal converter, and signal processing system utilizing the circuit
  Inventors:  Katsuhisa Ogawa; Mamoru Miyawaki

  *5. 5 10630272    Measurement and correction of multiphase clock duty cycle and skew
  Inventors:  Milad Ataei Ashtiani; Kiarash Gharibdoust

  *5. 5 11387833    Differential digital-to-time converter for even-order INL cancellation and supply noise/disturbance rejection
  Inventors:  Alvin Siu-Chi Li; Yue Chao; Dongmin Park; Heui In Yoon; Tomas O'Sullivan; Jianjun Yu; Yiwu Tang

  10. (7) 4 5381352    Circuit for multiplying an analog value by a digital value
  Inventors:  Guoliang Shou; Weikang Yang; Sunao Takatori; Makoto Yamamoto

  *10. 4 10110166    LNA with variable gain and switched degeneration inductor
  Inventors:  Hossein Noori

  *10. 4 10396772    Methods and devices to improve switching time by bypassing gate resistor
  Inventors:  Payman Shanjani; Eric S. Shapiro

  *10. 4 10439613    Integrated circuit for physically unclonable function and device including the same
  Inventors:  Bohdan Karpinskyy; Dae-Hyeon Kim; Mi-Jung Noh; Sang-Wook Park; Yong-Ki Lee; Yun-hyeok Choi

  *10. 4 10461730    Adaptive multi-level gate driver
  Inventors:  Andrea Luigi Francesco Mariconti; Wolfgang Frank; Christian Locatelli; Diego Raffo; Davide Respigo

  *10. 4 10778160    Class-D dynamic closed loop feedback amplifier
  Inventors:  Joel A Butler

  *10. 4 10790818    Slew rate control by adaptation of the gate drive voltage of a power transistor
  Inventors:  Wolfgang Frank

  *10. 4 10826505    All digital phase locked loop (ADPLL) with frequency locked loop
  Inventors:  Ulrich Moehlmann; Andreas Johannes Köllmann; Christian Scherner

  *10. 4 11218153    Configurable built-in self-test for an all digital phase locked loop
  Inventors:  Ulrich Moehlmann; Lars Henrik Heinbockel; Torsten Gerhardt; Christian Scherner

  *10. 4 11283459    Calibration of a time-to-digital converter using a virtual phase-locked loop
  Inventors:  Timothy Adam Monk; Douglas F. Pastorello; Krishnan Balakrishnan; Raghunandan Kolar Ranganathan

  *10. 4 11418205    System and method of FN-PLL with multi modulus divider
  Inventors:  Andreas Schwarz; Dmytro Cherniak; Luigi Grimaldi

  *10. 4 3108193    Storage register
  Inventors:  Kenneth E Schreiner

  *10. 4 5444411    Functional MOS transistor with gate-level weighted sum and threshold operations
  Inventors:  Ming T. Yang; Chung-Cheng Wu

  *10. 4 5600270    Computational circuit
  Inventors:  Guoliang Shou; Sunao Takatori; Makoto Yamamoto

  *10. 4 5774008    Computational circuit
  Inventors:  Guoliang Shou; Sunao Takatori; Makoto Yamamoto

  *10. 4 5835045    Semiconductor device, and operating device, signal converter, and signal processing system using the semiconductor device.
  Inventors:  Katsuhisa Ogawa; Mamoru Miyawaki; Hayao Ohzu; Yukihiko Sakashita; Tetsunobu Kochi; Akihiro Ouchi

  *10. 4 7571014    Method and apparatus for controlling multimedia players in a multi-zone system
  Inventors:  Robert A. Lambourne; Nicholas A. J. Millington

  *10. 4 7720230    Individual channel shaping for BCC schemes and the like
  Inventors:  Eric Allamanche; Sascha Disch; Christof Faller; Juergen Herre

  *10. 4 9154112    Coupled resonator filter comprising a bridge
  Inventors:  Dariusz Burak

  *10. 4 9793910    Time-interleaved ADCs with programmable phases
  Inventors:  Siddharth Devarajan

  *1. 29 9276040    Majority- and minority-gate logic schemes based on magneto-electric devices
  Inventors:  Andrew Marshall; Peter A. Dowben; Jonathan P. Bird

  *2. 27 5894647    Method for fabricating piezoelectric resonators and product
  Inventors:  Kenneth Meade Lakin

  *2. 27 6262637    Duplexer incorporating thin-film bulk acoustic resonators (FBARs)
  Inventors:  Paul D. Bradley; John D. Larson, III; Richard C. Ruby

  *4. 26 10217522    Fast magnetoelectric device based on current-driven domain wall propagation
  Inventors:  Jian-Ping Wang; Mahdi Jamali; Sachin S. Sapatnekar; Meghna G. Mankalale; Zhaoxin Liang; Angeline Klemm Smith; Mahendra DC; Hyung-il Kim; Zhengyang Zhao

  *4. 26 3260863    Threshold circuit utilizing field effect transistors
  Inventors:  Joseph R Burns; Robert A Powlus

  *4. 26 6198652    Non-volatile semiconductor integrated memory device
  Inventors:  Takashi Kawakubo; Kazuhide Abe; Daisaburo Takashima

  *4. 26 6208282    A/D converter with input capacitor, feedback capacitor, and two invertors
  Inventors:  Yoshihiro Miyamoto

  *4. 26 7837110    Magnetic stripe reader having digital peak detector
  Inventors:  Mark Hess; Raymond O. Chock

  *4. 26 7897454    Metal-insulator-metal capacitor and fabrication method thereof
  Inventors:  Yuan Wang; Buxin Zhang

  *4. 26 8247855    Enhanced local interconnects employing ferroelectric electrodes
  Inventors:  Scott R. Summerfelt

  *4. 26 9324405    CMOS analog memories utilizing ferroelectric capacitors
  Inventors:  Joseph T. Evans, Jr.; Calvin B. Ward

  *4. 26 9697882    Analog ferroelectric memory with improved temperature range
  Inventors:  Joseph T. Evans, Jr.; Calvin B. Ward

  *4. 26 9973329    Circuit and method for creating additional data transitions
  Inventors:  Sheldon James Hood; Paul Thomas Banens

Advancements in Circuit Design: analog-to-digital conversion (ADC), digital-to-analog conversion (DAC), and signal processing

• US Patent No. 11387833 ("Differential digital-to-time converter for even-order INL cancellation and supply noise/disturbance rejection") by Li et al. demonstrates the continuous pursuit of higher-performance ADCs with improved accuracy and reduced noise for applications in high-speed communication systems.


• US Patent No. 10110166 ("LNA with variable gain and switched degeneration inductor") by Noori and US Patent No. 10396772 ("Methods and devices to improve switching time by bypassing gate resistor") by Shanjani et al. highlight the development of low-power, high-performance circuits crucial for modern electronics.

• US Patent No. 9324405 ("CMOS analog memories utilizing ferroelectric capacitors") by Evans et al. and US Patent No. 9697882 ("Analog ferroelectric memory with improved temperature range") by Evans et al. demonstrate the growing importance of ferroelectric memories for applications in high-performance computing and communication systems.

• US Patent No. 5978827 ("Arithmetic processing") by Ichikawa and US Patent No. 5926057 ("Semiconductor device, circuit having the device, and correlation calculation apparatus, signal converter, and signal processing system utilizing the circuit") by Ogawa et al. highlight the development of efficient algorithms and circuits for signal processing tasks, such as filtering, modulation, detection, and coding.

• US Patent No. 10895850 ("Mixed-domain circuit with differential domain-converters") by Elkholy and US Patent No. 10944404 ("Low power ferroelectric based majority logic gate adder") by Manipatruni et al. highlight the ongoing development of energy-efficient and high-performance circuits for a wide range of applications, from mobile devices to high-performance computing.


• US Patent No. 11387833 ("Differential digital-to-time converter for even-order INL cancellation and supply noise/disturbance rejection") by Li et al. demonstrates advancements in high-speed and high-resolution data converters, which are critical for applications such as telecommunications and signal processing.

• US Patent No. 10110166 ("LNA with variable gain and switched degeneration inductor") by Noori and US Patent No. 10396772 ("Methods and devices to improve switching time by bypassing gate resistor") by Shanjani et al. highlight the development of high-performance analog circuits, such as low-noise amplifiers (LNAs) and high-speed switches, which are essential for various communication systems.

Note: This article is based on the provided list of patents and may not be exhaustive.

#CommunicationSystems #CircuitDesign #SignalProcessing #AnalogCircuits #DigitalCircuits #VLSI #Semiconductors #Innovation #IPStrategy #PatentAnalysis #TechnologyLaw #IntellectualProperty

References:
Raw data from: U.S. Patent and Trademark Office. "Data Download Tables." PatentsView. Accessed September 7, 2024. https://patentsview.org/download/data-download-tables.

Please contact me (carlos@candeloro.net) for methodology, or if you know or believe information presented is not correct.